



# ADC10731/ADC10732/ADC10734/ADC10738 10-Bit Plus Sign Serial I/O A/D Converters with Mux, Sample/Hold and Reference

# **General Description**

# The ADC10731, ADC10732 and ADC10734 are obsolete or on lifetime buy and included for reference only.

This series of CMOS 10-bit plus sign successive approximation A/D converters features versatile analog input multiplexers, sample/hold and a 2.5V band-gap reference. The 1-, 2-, 4-, or 8-channel multiplexers can be software configured for single-ended or differential mode of operation.

An input sample/hold is implemented by a capacitive reference ladder and sampled-data comparator. This allows the analog input to vary during the A/D conversion cycle.

In the differential mode, valid outputs are obtained even when the negative inputs are greater than the positive because of the 10-bit plus sign output data format.

The serial I/O is configured to comply with the NSC MI-CROWIRE serial data exchange standard for easy interface to the COPS and HPC families of controllers, and can easily interface with standard shift registers and microprocessors.

#### Features

- 0V to analog supply input range
- Serial I/O (MICROWIRE compatible)
- Software or hardware power down
- Analog input sample/hold function
- Ratiometric or absolute voltage referencing
- No zero or full scale adjustment required
- No missing codes over temperature
- TTL/CMOS input/output compatible

# **Key Specifications**

Resolution	10 bits plus sign
<ul> <li>Single supply</li> </ul>	5V
Power consumption	37 mW (Max)
In power down mode	18 µW
Conversion time	5µs (Max)
<ul> <li>Sampling rate</li> </ul>	74 kHz (Max)
Band-gap reference	2.5V ±2% (Max)

# **Applications**

- Medical instruments
- Portable and remote instrumentation
- Test equipment

# ADC10738 Simplified Block Diagram



TRI-STATE® is a registered trademark of National Semiconductor Corporation

# **Connection Diagrams**

The ADC10731, ADC10732 and ADC10734 are obsolete in all packages. They are in this data sheet for reference only.



See NS Package Number MSA20

# **Ordering Information**

Industrial Temperature Range	Package
–40°C ≤ T <sub>A</sub> ≤ +85°C	
ADC10731CIWM *	M16B
ADC10732CIWM *	M20B
ADC10734CIMSA *	MSA20
ADC10734CIWM *	M20B
ADC10738CIWM	M24B

\* These products are obsolete or on lifetime buy and shown for reference only.

# **Pin Descriptions**

- **CLK** The clock applied to this input controls the successive approximation conversion time interval, the acquisition time and the rate at which the serial data exchange occurs. The rising edge loads the information on the DI pin into the multiplexer address shift register. This address controls which channel of the analog input multiplexer (MUX) is selected. The falling edge shifts the data resulting from the A/D conversion out on DO. CS enables or disables the above functions. The clock frequency applied to this input can be between 5 kHz and 3 MHz.
- **DI** This is the serial data input pin. The data applied to this pin is shifted by CLK into the multiplexer address register. *Tables 1, 2, 3* show the multiplexer address assignment.
- DO The data output pin. The A/D conversion result (DB0-SIGN) are clocked out by the failing edge of CLK on this pin.
- **CS** This is the chip select input pin. When a logic low is applied to this pin, the rising edge of CLK shifts the data on DI into the address register. This low also brings DO out of TRI-STATE® after a conversion has been completed.
- **PD** This is the power down input pin. When a logic high is applied to this pin the A/D is powered down. When a low is applied the A/D is powered up.
- SARS This is the successive approximation register status output pin. When CS is high this pin is in TRI-STATE. With CS low this pin is active high when

a conversion is in progress and active low at all other times.

**CH0–CH7** These are the analog inputs of the MUX. A channel input is selected by the address information at the DI pin, which is loaded on the rising edge of CLK into the address register (see *Tables 1*, *2*, *3*).

The voltage applied to these inputs should not exceed AV<sup>+</sup> or go below GND by more than 50 mV. Exceeding this range on an unselected channel will corrupt the reading of a selected channel.

- **COM** This pin is another analog input pin. It can be used as a "pseudo ground" when the analog multiplexer is single-ended.
- $\label{eq:kerror} \begin{array}{ll} \textbf{V}_{\text{REF}}\textbf{+} & \text{This is the positive analog voltage reference input. In order to maintain accuracy, the voltage range $V_{\text{REF}}$ (V_{\text{REF}} = V_{\text{REF}}\textbf{+}-V_{\text{REF}}\textbf{-})$ is 0.5 $V_{\text{DC}}$ to 5.0 $V_{\text{DC}}$ and the voltage at $V_{\text{REF}}$ + cannot exceed $AV$^+ +50 mV. \end{array}$
- V<sub>REF</sub>- The negative voltage reference input. In order to maintain accuracy, the voltage at this pin must not go below GND – 50 mV or exceed AV+ + 50 mV.
- **AV+, DV+** These are the analog and digital power supply pins. These pins should be tied to the same power supply and bypassed separately. The operating voltage range of AV+ and DV+ is 4.5  $V_{DC}$  to 5.5  $V_{DC}$ .

DGND This is the digital ground pin.

AGND This is the analog ground pin.

# **Absolute Maximum Ratings**

#### (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V <sup>+</sup> = AV <sup>+</sup> = DV <sup>+</sup> )	6.5V
Total Reference Voltage	
(V <sub>REF</sub> +-V <sub>REF</sub> -)	6.5V
Voltage at Inputs and Outputs	$V^{+} + 0.3V$ to $-0.3V$
Input Current at Any Pin (Note 4)	30 mA
Package Input Current (Note 4)	120 mA
Package Dissipation at $T_A = 25^{\circ}C$	
(Note 5)	500 mW
ESD Susceptibility (Note 6)	
Human Body Model	2500V
Machine Model	150V
Soldering Information	
N packages (10 seconds)	260°C
SO Package (Note 7)	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
Storage Temperature	–40°C to +150°C

# Operating Ratings (Notes 3, 2)

Operating Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
	$-40^{\circ}C \le T_A \le +85^{\circ}C$
Supply Voltage ( $V^+ = AV^+ = DV^+$ )	+4.5V to +5.5V
V <sub>REF</sub> +	AV+ +50 mV to $-50$ mV
V <sub>REF</sub> -	AV+ +50 mV to $-50$ mV
V <sub>REF</sub> (V <sub>REF</sub> +-V <sub>REF</sub> -)	+0.5V to V+

# **Electrical Characteristics**

The following specifications apply for V<sup>+</sup> = AV<sup>+</sup> = DV<sup>+</sup> = +5.0 V<sub>DC</sub>, V<sub>REF</sub><sup>+</sup> = 2.5 V<sub>DC</sub>, V<sub>REF</sub><sup>-</sup> = GND, V<sub>IN</sub><sup>-</sup> = 2.5V for Signed Characteristics, V<sub>IN</sub><sup>-</sup> = GND for Unsigned Characteristics and f<sub>CLK</sub> = 2.5 MHz unless otherwise specified. **Boldface limits apply for** T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>; all other limits T<sub>A</sub> = T<sub>J</sub> = +25°C. (Notes 8, 9, 10)

Symbol	Parameter	Conditions	<b>Typical</b> (Note 11)	Limits (Note 12)	Units (Limits)
SIGNED ST	TATIC CONVERTER CHARACTERISTIC	S			3
	Resolution with No Missing Codes			10 + Sign	Bits
TUE	Total Unadjusted Error (Note 13)			±2.0	LSB (max)
INL	Positive and Negative Integral Linearity Error			±1.25	LSB (max)
	Positive and Negative Full-Scale Error			±1.5	LSB (max)
	Offset Error			±1.5	LSB (max)
	Power Supply Sensitivity				
	Offset Error	$V_{+} = +5.0V_{+} + 10\%$	±0.2	±1.0	LSB (max)
	+ Full-Scale Error	V = +5.0V ±10%	±0.2	±1.0	LSB (max)
	<ul> <li>Full-Scale Error</li> </ul>		±0.1	±0.75	LSB (max)
	DC Common Mode Error (Note 14)	$V_{IN}$ + = $V_{IN}$ - = $V_{IN}$ where 5.0V $\geq V_{IN} \geq 0V$	±0.1	±0.33	LSB (max)
	Multiplexer Chan to Chan Matching		±0.1		LSB
UNSIGNED	STATIC CONVERTER CHARACTERIS	TICS			3
	Resolution with No Missing Codes			10	Bits
TUE	Total Unadjusted Error (Note 13)	V <sub>REF</sub> + = 4.096V	±0.75		LSB
INL	Integral Linearity Error	V <sub>REF</sub> + = 4.096V	±0.50		LSB
	Full-Scale Error	V <sub>REF</sub> + = 4.096V		±1.25	LSB (max)
	Offset Error	V <sub>REF</sub> + = 4.096V		±1.25	LSB (max)
	Power Supply Sensitivity				
	Offset Error	V+ = +5.0V ±10%	±0.1		LSB
	Full-Scale Error	V <sub>REF</sub> + = 4.096V	±0.1		LSB

Symbol	Parameter	Conditions	Typical (Note 11)	Limits (Note 12)	Units (Limits)
	DC Common Mode Error (Note 14)	$V_{IN}$ + = $V_{IN}$ - = $V_{IN}$ where +5.0V $\geq V_{IN} \geq 0V$	±0.1		LSB
	Multiplexer Channel to Channel Matching	V <sub>REF</sub> + = 4.096V	±0.1		LSB
OYNAMIC		TICS			1
6/(N+D)	Signal-to-Noise Plus Distortion Ratio	$V_{IN} = 4.85 V_{PP}$ , and $f_{IN} = 1 \text{ kHz}$ to 15 kHz	67		dB
NOB	Effective Number of Bits	$V_{IN} = 4.85 V_{PP}$ , and $f_{IN} = 1 \text{ kHz}$ to 15 kHz	10.8		Bits
ΉD	Total Harmonic Distortion	$V_{IN} = 4.85 V_{PP}$ , and $f_{IN} = 1 \text{ kHz}$ to 15 kHz	-78		dB
MD	Intermodulation Distortion	$V_{IN} = 4.85 V_{PP}$ , and $f_{IN} = 1 \text{ kHz}$ to 15 kHz	-85		dB
	Full-Power Bandwidth	$V_{IN} = 4.85 V_{PP}$ , where S/(N + D) Decreases 3 dB	380		kHz
	Multiplexer Chan to Chan Crosstalk	f <sub>IN</sub> = 15 kHz	-80		dB
YNAMIC	UNSIGNED CONVERTER CHARACTE	RISTIC		1	
6/(N+D)	Signal-to-Noise Plus Distortion Ratio	$V_{REF}$ + = 4.096V, $V_{IN}$ = 4.0 $V_{PP}$ , and $f_{IN}$ =1 kHz to 15 kHz	60		dB
INOB	Effective Bits	$V_{\text{REF}}\text{+}=4.096\text{V},$ $V_{\text{IN}}=4.0\text{ V}_{\text{PP}}\text{, and}$ $f_{\text{IN}}=1\text{ kHz to 15 kHz}$	9.8		Bits
ΉD	Total Harmonic Distortion	$V_{REF}$ + = 4.096V, $V_{IN}$ = 4.0 $V_{PP}$ , and $f_{IN}$ = 1 kHz to 15 kHz	-70		dB
MD	Intermodulation Distortion	$V_{REF}$ + = 4.096V, $V_{IN}$ = 4.0 $V_{PP}$ , and $f_{IN}$ = 1 kHz to 15 kHz	-73		dB
	Full-Power Bandwidth	$V_{IN} = 4.0 V_{PP},$ $V_{REF} + = 4.096V,$ where S/(N+D) decreases 3 dB	380		kHz
	Multiplexer Chan to Chan Crosstalk	f <sub>IN</sub> = 15 kHz, V <sub>REF</sub> + = 4.096V	-80		dB
REFEREN	CE INPUT AND MULTIPLEXER CHARA	CTERISTICS			
	Reference Input Resistance		7	5.0 9.5	kΩ kΩ(min) kΩ(max)
	Reference Input Capacitance		70		pF
REF	MUX Input Voltage			–50 AV+ + 50mV	mV (min) (max)
2 IM	MUX Input Capacitance		47		pF
11VI	Off Channel Leakage Current	On Channel = 5V and Off Channel = 0V	-0.4	-3.0	μA (max)
	(Note 15)	On Channel = 0V and Off Channel = 5V	0.4	3.0	µA (max)

Symbol	Parameter	Conditions	<b>Typical</b> (Note 11)	Limits (Note 12)	Units (Limits)
	On Channel Leakage Current	On Channel = 5V and Off Channel = 0V	0.4	3.0	μA (max)
	(Note 15)	On Channel = 0V and Off Channel = 5V	-0.4	-3.0	μA (max)
REFEREN	CE CHARACTERISTICS				•
V <sub>REF</sub> Out	Reference Output Voltage		2.5V ±0.5%	2.5V ±2%	V (max)
$\Delta V_{REF} / \Delta T$	V <sub>REF</sub> Out Temperature Coefficient		±40		ppm/°C
$\Delta V_{REF} / \Delta I_L$	Load Regulation, Sourcing	$0 \text{ mA} \leq I_{L} \leq +4 \text{ mA}$	±0.003	±0.05	%/mA (max)
$\Delta V_{REF}/\Delta I_{L}$	Load Regulation, Sinking	$0 \text{ mA} \leq I_{L} \leq -1 \text{ mA}$	±0.2	±0.6	%/mA (max)
	Line Regulation	5V ±10%	±0.3	±2.5	mV (max)
I <sub>SC</sub>	Short Circuit Current	V <sub>REF</sub> Out = 0V	13	22	mA (max)
	Noise Voltage	10 Hz to 10 kHz, C <sub>L</sub> = 100 μF	5		μV
$\Delta V_{REF} / \Delta t$	Long-term Stability		±120		ppm/kHr
t <sub>SU</sub>	Start-Up Time	C <sub>L</sub> = 100 μF	100		ms
DIGITAL A	ND DC CHARACTERISTICS			Į.	•
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V+ = 5.5V		2.0	V (min)
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V+ = 4.5V		0.8	V (max)
I <sub>IN(1)</sub>	Logical "1" Input Current	V <sub>IN</sub> = 5.0V	0.005	+2.5	μA (max)
I <sub>IN(0)</sub>	Logical "0" Input Current	$V_{IN} = 0V$	-0.005	-2.5	μA (max)
V		V+ = 4.5V, I <sub>OUT</sub> = -360 μA		2.4	V (min)
V <sub>OUT(1)</sub>	Logical "I" Output Voltage	V+ = 4.5V, I <sub>OUT</sub> = −10 µA		4.5	V (min)
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	V+ = 4.5V, I <sub>OUT</sub> = 1.6 mA		0.4	V (min)
		$V_{out} = 0V$	-0.1	-3.0	uA (max)
I <sub>OUT</sub>	TRI-STATE Output Current	$V_{OUT} = 5V$	+0.1	+3.0	uA (max)
+100	Output Short Circuit Source Current	$V_{OUT} = 0V, V^+ = 4.5V$	-30	-15	mA(min)
	Output Short Circuit Sink Current	$V_{OUT} = V^+ = 4.5V$	30	15	mA (min)
		CS = HIGH, Power Up	0.9	1.3	mA (max)
1.	Digital Supply Surrent (Note 17)	$\overline{CS}$ = HIGH, Power Down	0.2	0.4	mA (max)
'D+		$\overline{CS}$ = HIGH, Power Down, and CLK Off	0.5	50	μA (max)
l.+	Analog Supply Current (Note 17)	$\overline{\text{CS}}$ = HIGH, Power Up	2.7	6.0	mA (max)
'A'		$\overline{CS}$ = HIGH, Power Down	3	15	μA (max)
I <sub>REF</sub>	Reference Input Current	$V_{REF}$ + = +2.5V and $\overline{CS}$ = HIGH, Power Up		0.6	mA (max)
AC CHAR	ACTERISTICS				1
f <sub>CLK</sub>	Clock Frequency		3.0 5	2.5	MHz (max) kHz (min)
	Clock Duty Cycle			40 60	%(min) %(max)
t			12	12	Clock Cycles
<u>'</u> С			5	5	µs (max)
t,	Acquisition Time		4.5	4.5	Clock Cycles
"A			2	2	µs (max)
	CS Set-Up Time, Set-Up Time from		14	30	ns (min)
( <sub>SCS</sub>	Clock		(1 t <sub>CLK</sub> – 14 ns)	(1 t <sub>CLK</sub> – 30 ns)	(max)

Ourse a l	Deveryorter	Conditions	Typical	Limits	Units
Symbol	Parameter	Conditions	(Note 11)	(Note 12)	(Limits)
t <sub>SDI</sub>	DI Set-Up Time, Set-Up Time from Data Valid on DI to Rising Edge of Clock		16	25	ns (min)
t <sub>HDI</sub>	DI Hold Time, Hold Time of DI Data from Rising Edge of Clock to Data not Valid on DI		2	25	ns (min)
t <sub>AT</sub>	DO Access Time from Rising Edge of CLK When $\overline{CS}$ is "Low" during a Conversion		30	50	ns (min)
t <sub>AC</sub>	DO or SARS Access Time from $\overline{CS}$ , Delay from Falling Edge of $\overline{CS}$ to Data Valid on DO or SARS		30	70	ns (max)
t <sub>DSARS</sub>	Delay from Rising Edge of Clock to Falling Edge of SARS when <del>CS</del> is "Low"		100	200	ns (max)
t <sub>HDO</sub>	DO Hold Time, Hold Time of Data on DO after Falling Edge of Clock		20	35	ns (max)
t <sub>AD</sub>	DO Access Time from Clock, Delay from Falling Edge of Clock to Valid Data of DO		40	80	ns (max)
t <sub>1H</sub> , t <sub>0H</sub>	Delay from Rising Edge of $\overline{\text{CS}}$ to DO or SARS TRI-STATE		40	50	ns (max)
t <sub>DCS</sub>	Delay from Falling Edge of Clock to Falling Edge of $\overline{\text{CS}}$		20	30	ns (min)
t <sub>CS(H)</sub>	CS "HIGH" Time for A/D Reset after Reading of Conversion Result		1 CLK	1 CLK	cycle (min)
t <sub>CS(L)</sub>	ADC10731 Minimum $\overline{CS}$ "Low" Time to Start a Conversion		1 CLK	1 CLK	cycle (min)
t <sub>SC</sub>	Time from End of Conversion to $\overline{\text{CS}}$ Going "Low"		5 CLK	5 CLK	cycle (min)
t <sub>PD</sub>	Delay from Power-Down command to 10% of Operating Current		1		μs
t <sub>PC</sub>	Delay from Power-Up Command to Ready to Start a New Conversion		10		μs
C <sub>IN</sub>	Capacitance of Logic Inputs		7		pF
C <sub>OUT</sub>	Capacitance of Logic Outputs		12		pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.

Note 2: All voltages are measured with respect to GND, unless otherwise specified.

Note 3: Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 4: When the input voltage  $(V_{IN})$  at any pin exceeds the power supplies  $(V_{IN} < GND \text{ or } V_{IN} > AV^+ \text{ or } DV^+)$ , the current at that pin should be limited to 30 mA. The 120 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 30 mA to four.

**Note 5:** The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{Jmax}$ ,  $\theta_{JA}$  and the ambient temperature,  $T_A$ . The maximum allowable power dissipation at any temperature is  $P_D = (T_{Jmax} - T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower. For this device,  $T_{Jmax} = 150^{\circ}$ C. The typical thermal resistance ( $\theta_{JA}$ ) of these Paris when board mounted can be found in the following table:

Part Number	Thermal Resistance	Package Type
ADC10731CIWM	90°C/W	M16B
ADC10732CIWM	80°C/W	M20B
ADC10734CIMSA	134°C/W	MSA20
ADC10734CIWM	80°C/W	M20B
ADC10738CIWM	75°C/W	M24B

Note 6: The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.

Note 7: See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in any post 1986 National Semiconductor Linear Data Book for other methods of soldering surface mount devices.

Note 8: Two on-chip diodes are tied to each analog input as shown below. They will forward-conduct for analog input voltages one diode drop below ground or one diode drop greater than V+ supply. Be careful during testing at low V+ levels (+4.5V), as high level analog inputs (+5V) can cause an input diode to conduct, especially at elevated temperatures, which will cause errors In the conversion result. The specification allows 50 mV forward bias of either diode; this means that

as long as the analog  $V_{IN}$  does not exceed the supply voltage by more than 50 mV, the output code will be correct. Exceeding this range on an unselected channel will corrupt the reading of a selected channel. If AV+ and DV+ are minimum (4.5  $V_{DC}$ ) and full scale must be  $\leq$ +4.55  $V_{DC}$ .



Note 9: No connection exists between  $AV^+$  and  $DV^+$  on the chip.

To guarantee accuracy, it is required that the AV+ and DV+ be connected together to a power supply with separate bypass filter at each V+ pin. Note 10: One LSB is referenced to 10 bits of resolution.

Note 11: Typicals are at  $T_J = T_A = 25^{\circ}C$  and represent most likely parametric norm.

Note 12: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 13: Total unadjusted error includes offset, full-scale, linearity, multiplexer, and hold step errors.

Note 14: The DC common-mode error is measured in the differential multiplexer mode with the assigned positive and negative input channels shorted together. Note 15: Channel leakage current is measured after the channel selection.

Note 16: All the timing specifications are tested at the TTL logic levels, V<sub>IL</sub> = 0.8V for a falling edge and V<sub>IH</sub> = 2.0V for a rising. TRI-STATE voltage level is forced to 1.4V.

Note 17: The voltage applied to the digital inputs will affect the current drain during power down. These devices are tested with CMOS logic levels (logic Low = 0V and logic High = 5V). TTL levels increase the current, during power down, to about 300 µA.



FIGURE 1. Transfer Characteristic



1139026

FULL-SCALE

+1023

LINEARITY

ERROR

POSITIVE INPUT RANGE

 $V_{|N}(+) > V_{|N}(-)$ 



OUTPUT CODE (from -1024 to +1023)

ERROR (LSB)

OFFSET ERROR

 $\mathsf{V}_{\mathsf{IN}}(-) > \mathsf{V}_{\mathsf{IN}}(+)$ 

NEGATIVE INPUT RANGE

NEGATIVE FULL-SCALE ⁄ ERROR LINEARITY

ERROR

+3 LSB

+2LSB

- +1 LSB

-1 LSB

-2 LSB

-3 LSB

www.national.com











Digital Supply Current (I<sub>D</sub>+) vs. Clock Frequency











# **Typical Reference Performance Characteristics**







Available Output Current vs. Supply Voltage



# TRI-STATE Test Circuits and Waveforms $V^+_{\varphi}$





# **Timing Diagrams**











Note: If  $\overline{CS}$  is low during power up of the power supply voltages (AV+ and DV+) then  $\overline{CS}$  needs to go high for  $t_{CS(H)}$ . The data output after the first conversion is invalid.

The ADC10731 is obsolete. Information shown for reference only.

#### FIGURE 8. ADC10731 CS Low during Conversion

1139019









MU				umber	nnel Nu	Char					SS	JX Addre	М	
м мо	СОМ	CH7	CH6	CH5	CH4	CH3	CH2	CH1	СНО	MA4	MA3	MA2	MA1	
										SEL0	SEL1	ODD/ SIGN	SING/ DIFF	PU
	-								+	0	0	0	1	1
	-						+			1	0	0	1	1
	-				+					0	1	0	1	1
Single-E	_		+							1	1	0	1	1
-	-							+		0	0	1	1	1
	-					+				1	0	1	1	1
	-			+						0	1	1	1	1
	-	+								1	1	1	1	1
								_	+	0	0	0	0	1
						_	+			1	0	0	0	1
				_	+					0	1	0	0	1
Differe		_	+							1	1	0	0	1
2								+	_	0	0	1	0	1
						+	_			1	0	1	0	1
				+	_					0	1	1	0	1
		+	_								1	1	0	1
										· ·	, V		<u>,</u>	·
MUX		Discon ent	annels signme nber	(All Cha ss Ass nel Nur	Down ( Addre Chanr	Power plexer	) Multi	osolete	 734 (Ot	X 2. ADC107	TABLE :	 MUX	x	0
MUX MOD	OM	ent 3 C	annels signme mber CH3	(All Cha ss Ass nel Nur CH2	Down ( Addre Chanr 11	Power plexer	) Multi CH0	osolete A4	734 (Ot	X 2. ADC107 MA3	X TABLE : Address MA2	MUX	X	MAO
MUX MOD	OM	ent 3 C	annels signme mber CH3	(All Cha ss Ass nel Nur CH2	Down ( Addre Chanr 11	Power plexer Cł	) Multi CH0	A4 EL0	734 (Ot M/ SE	X 2. ADC107 MA3 SEL1	TABLE : Address MA2 DDD/ SIGN	MUX       /   C	X MA1 SING DIFF	MA0 PU
MUX MOD	OM	ent 3 C	annels signme mber CH3	(All Cha ss Ass nel Nur CH2	Down ( Addre Chanr 11	Power plexer Ct	) Multi CH0 +	A4 ELO	734 (Ot M/ SE	X 2. ADC107 MA3 SEL1 0	X       TABLE :       Address       MA2       DDD/       SIGN       0	MUX / C	X MA1 SING DIFF 1	MA0 PU
MUX MOD	OM - -	ent 3 C	annels signme mber CH3	(All Cha ss Ass nel Nur CH2 +	Addre Chanr H1	Power plexer Cł	) Multi CH0 +	<b>A4</b> <b>EL0</b>	734 (Ok M. SE	X 2. ADC107 MA3 SEL1 0 0	X TABLE : Address MA2 DDD/ SIGN 0 0	MUX / C	X MA1 SING DIFF 1 1	0 MA0 PU 1 1
MUX MODI	OM - -	ent 3 C	annels signme nber CH3	(All Cha ss Ass nel Nur CH2 +	Addre Chanr 11	Power plexer CH	) Multi CH0 +	<b>A4</b> <b>ELO</b> 1	734 (Ot M/ SE	X 2. ADC107 MA3 SEL1 0 0 0 0	X       TABLE :       Address       MA2       DDD/       SIGN       0       0       1	MUX / C	X MA1 SING DIFF 1 1 1	MA0 PU 1 1 1
MUX MODI	• <b>OM</b>	ent 3 C	annels signme mber CH3	(All Cha ss Ass nel Nur CH2 +	Addre Chanr H1	Power plexer CH	) Multi CH0 +	<b>A4</b> <b>EL0</b> 0 1 0	734 (Ot M. SE	X 2. ADC107 MA3 SEL1 0 0 0 0 0	X       TABLE :       Address       MA2       DDD/       SIGN       0       1       1	MUX / C	X MA1 SING DIFF 1 1 1 1 1	MA0 PU 1 1 1 1 1
MUX MODI Single-Er	OM	ent 3 C	annels signme mber CH3	(All Cha ss Ass nel Nur CH2 +	Addre Chanr H1	Power plexer Cł	) Multi CH0 +	<b>A4</b> <b>ELO</b> 0 1 0 1 0	734 (Ot M, SE ( , , , ,	X 2. ADC107 MA3 SEL1 0 0 0 0 0 0 0	X       TABLE :       Address       MA2       DDD/       BGN       0       1       1       0	MUX / C / S	X MA1 SING DIFF 1 1 1 1 1 0	MA0 PU 1 1 1 1 1 1 1
Single-Er	- - - -	ent 3 C	annels signme nber CH3 +	(All Cha ss Ass nel Nur CH2 +	Addre Chanr 11 -	Power plexer Ct	) Multi CH0 +	<b>A4</b> <b>ELO</b> 0 1 0 1 0 1	734 (Ot M/ SE ( ( ( (	X 2. ADC107 MA3 SEL1 0 0 0 0 0 0 0 0 0 0	X       TABLE :       Address       MA2       DDD/       BIGN       0       1       0       0       0       0       0       0       0       0       0       0       0       0       0       0	MUX / C	X MA1 SING DIFF 1 1 1 1 1 0 0 0	MA0 PU 1 1 1 1 1 1 1 1
Single-Er	- - - -	ent 3 C	annels signme nber CH: +	(All Cha ss Ass nel Nur CH2 +	Addre Chanr H1	Power plexer Ct	) Multi CH0 + +	<b>A4</b> <b>EL0</b> 0 1 0 1 0 1 0 1 0	734 (Ot	X 2. ADC107 2. ADC107 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X       TABLE :       Address       MA2       DDD/       SIGN       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1	MUX / C	X MA1 SING DIFF 1 1 1 1 1 0 0 0 0	0         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1
Single-Er	- - - -	Biscon	annels signme nber CH3 + +	(All Cha ss Ass hel Nur CH2 + +	Addre Chanr H1	Power plexer Cł	) Multi CH0 + +	<b>A4</b> <b>ELO</b> 0 1 0 1 0 1 0 1 0 1	734 (Ot M, SE ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( (	X 2. ADC107 2. ADC107 5EL1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X           TABLE :           Address           MA2           DDD/           BIGN           0           1           0           1           0           1           1           1           1           1           1           1           1           1           1           1	MUX / C / C	X MA1 SING DIFF 1 1 1 1 1 0 0 0 0 0 0	0         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1
MUX MODI Single-Er Differen	OM - - - Disconr	annels	Annels signme nber CH3 + + (All Cha	(All Cha ss Ass hel Nur CH2 + + _ Down (	Addre Chanr H1 + Power	Power plexer Cł	) Multi CH0 + -	<b>A4</b> <b>EL0</b> 0 1 0 1 0 1 1 0 1 1 0	734 (Ot M, SE ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( (	X 2. ADC107 2. ADC107 5EL1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X           TABLE :           Address           MA2           DDD/           BIGN           0           1           0           1           0           1           0           1           X		X MA1 SING DIFF 1 1 1 1 1 0 0 0 0 0 0 0 X	O         O           MA0         PU           1         1           1         1           1         1           1         1           1         1           1         1           0         0
MUX MODI Single-Er Differen	OM - - - Disconr	ent 3 C	annels signme mber CH3 + - - + All Cha signme	(All Cha ss Ass hel Nur CH2 + + _ Down ( ss Ass	Addre Chanr T1 F Power Addre	Power plexer CH	) Multi CH0 + -	<b>A</b> 4 <b>E</b> LO 0 1 0 1 0 1 0 1 X <b>D</b> SOLETE	734 (Ot M, SE ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( (	X 2. ADC107 MA3 SEL1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X           TABLE :           Address           MA2           DDD/           DDD/           BGN           0           1           0           1           1           X           TABLE :	MUX / C S	X MA1 SING DIFF 1 1 1 1 1 0 0 0 0 0 0 0 0 X	MA0 PU 1 1 1 1 1 1 1 1 1 1 0
MUX MODI Single-Er Differen	OM - - - Disconr	ent 3 C annels ent	Annels signme nber CH3 + + (All Cha signme	(All Cha ss Ass nel Nur CH2 + + _ Down ( ss Ass hannel	Addre Chanr I I Power Addre Class	Power plexer CF	) Multi CH0 + +	<b>A4</b> <b>EL0</b> 0 1 0 1 0 1 0 1 X <b>D</b> <b>D</b> <b>D</b> <b>D</b> <b>D</b> <b>D</b> <b>D</b> <b>D</b>	734 (Ot M/ SE ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( (	X 2. ADC107 MA3 SEL1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X       TABLE :       Address       MA2       DDD/       SIGN       0       1       0       1       0       1       0       1       0       1       X       TABLE :       MUX Add		X MA1 SING DIFF 1 1 1 1 1 0 0 0 0 0 0 X	O         I           1         1           1         1           1         1           1         1           1         0
MUX MODI Single-Er Differen onnected) MUX MODE	OM - - - Disconr	ent annels ent con	Annels signme nber CH3 + + All Cha signme	(All Cha ss Ass nel Nur CH2 + + 	Addre Chanr H H Power Addre Cl Addre Cl CH0	Power plexer CH          -	) Multi CH0 + - ) Multi MA4	<b>A</b> 4 <b>ELO</b> 0 1 0 1 0 1 0 1 X <b>D</b> SSOLETE	734 (Ot M/ SE ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( (	X 2. ADC107 MA3 SEL1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X           TABLE :           Address           MA2           DDD/           BIGN           0           1           0           1           0           1           X           TABLE :           MUX Add           MA2		X MA1 SING DIFF 1 1 1 1 1 0 0 0 0 0 0 0 X	0 MA0 PU 1 1 1 1 1 1 1 1 1 1 1 0 0 MA0
MUX MODI Single-Er Differen onnected) MUX MODE	OM - - - Disconr	ent 3 C annels ent COM	Annels signme mber CH3 + + All Cha signme Numb H1	(All Cha ss Ass hel Nur CH2 + + - Down ( ss Ass hannel Cl	Addre Chanr 11 + Power Addre Cl CH0	Power plexer CH	) Multi CH0 + - ) Multi SEL0	<b>A</b> 4 <b>ELO</b> 0 1 0 1 0 1 X <b>DSOLETE</b>	734 (Ot M/ SE ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( (	X 2. ADC107 MA3 SEL1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X           TABLE :           Address           MA2           DDD/           DDD/           BIGN           0           1           0           1           2           TABLE :           MUX Add           MA2           ODD/SIG	A MUX / C S / S	X MA1 SING DIFF 1 1 1 1 1 0 0 0 0 0 0 X X M SING	MA0 PU 1 1 1 1 1 1 1 1 1 1 1 1 0 0 MA0 PU
MUX MODI Single-Er Differen onnected) MUX MODE	OM - - - Disconr	ent annels ent CON –	annels signme nber CH3 + - + (All Cha signme H1	(All Cha ss Ass nel Nur CH2 + + _ Down ( ss Ass hannel Cl	Addre Chanr T1  + Power Addre Cl CH0 +	Power plexer CF 	) Multi CH0 + - ) Multi <u>MA4</u> SEL0 0	A4       ELO       0       1       0       1       0       1       x	734 (Ot M/ SE ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( (	X 2. ADC107 MA3 SEL1 0 0 0 0 0 0 0 0 0 0 0 0 0	X           TABLE :           Address           MA2           DDD/           SIGN           0           1           0           1           0           1           0           1           0           1           0           1           X           TABLE :           MUX Add           MA2           0           0		X MA1 SING DIFF 1 1 1 1 1 0 0 0 0 0 0 X X M SING	0 MA0 PU 1 1 1 1 1 1 1 1 1 1 1 1 1
MUX MODI Single-Er Differen onnected) MUX MODE	OM - - - Disconr	ent annels ent COM – –	annels signme nber CH3 + - + (All Cha signme H1 +	(All Cha ss Ass hel Nur CH2 + + 	Addre Chanr I I I Power Addre Cl Cl Cl Cl CH0 +	Power plexer CH          -	) Multi CH0 + - ) Multi <u>MA4</u> <u>SEL0</u> 0 0	<b>A4</b> <b>EL0</b> 0 1 1 0 1 0 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	734 (Ot 734 (Ot 55 0 732 (Ot 732 (Ot 732 (Ot 732 (Ot	X 2. ADC107 MA3 SEL1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X           TABLE :           Address           MA2           DDD/           SIGN           0           1           0           1           0           1           0           1           0           1           0           1           0           1           X           TABLE :           MUX Add           MA2           0           0           1           0           0           1           0           0           1           0           0           0           1           0           0           0           1           0           0           0           0           0           1           0           1           0           1	A MUX / C S A A A A A A A A A A A A A	X MA1 SING DIFF 1 1 1 1 1 0 0 0 0 0 0 X X M SING	0 MA0 PU 1 1 1 1 1 1 1 1 1 1 1 1 1
MUX MODI Single-Er Differen onnected) MUX MODE Single-En Different	OM - - - Disconr	ent annels ent con	annels signme nber CH3 + + All Cha signme I Numb H1 +	(All Cha ss Ass hel Nur CH2 + + 	Addre Chanr 11 + Power Addre Cl CH0 + +	Power plexer CH	) Multi CH0 + - ) Multi <u>MA4</u> SEL0 0 0 0	<b>A</b> 4 <b>ELO</b> 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	734 (Ot M/ SE ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( (	X 2. ADC107 MA3 SEL1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X           TABLE :           Address           MA2           DDD/           BIGN           0           0           1           0           1           0           1           X           TABLE :           MUX Add           MA2           0           1           X           TABLE :           MUX Add           0           1           0           1           X           I           0           1           X           I           0           0           1           0           0           1           0	MUX           I           /         C           S         S           A         S           J         S           J         S           J         S           J         S           J         S           J         S           J         S           J         S           J         S           J         S           J         S           J         S           S         S	X MA1 SING DIFF 1 1 1 1 1 0 0 0 0 0 X M SING	0 MA0 PU 1 1 1 1 1 1 1 1 1 1 1 0 MA0 PU 1 1 1 1 1 1 1 1 1 1 1 1 1
MUX MODI Single-En Differen onnected) MUX MODE Single-En Different	OM - - Disconr	ent annels ent CON – –	annels signme nber CH3 + - + (All Cha signme H1 + - +	(All Cha ss Ass nel Nur CH2 + + 	Down ( Addre Chanr 11 ⊢ ⊢ Power Addre CH0 + + + +	Power plexer CF 	) Multi CH0 + - ) Multi <u>MA4</u> SEL0 0 0 0 0	A4 ELO 0 1 0 1 0 1 1 X DSOLETE	734 (Ot M/ SE 0 0 732 (Ot 732 (Ot	X 2. ADC107 MA3 SEL1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X         TABLE :         Address         MA2         DDD/         SIGN         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         X         TABLE :         MUX Add         MA2         ODD/SIG         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1 <td>A MUX / C S / S / / / / / / / / / / / / / / / / /</td> <td>X MA1 SING DIFF 1 1 1 1 1 0 0 0 0 0 X X M SING</td> <td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>	A MUX / C S / S / / / / / / / / / / / / / / / / /	X MA1 SING DIFF 1 1 1 1 1 0 0 0 0 0 X X M SING	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

٦

# **Applications Hints**

# The ADC10731, ADC10732 and ADC10734 are obsolete and discussed here for reference only.

The ADC10731/2/4/8 use successive approximation to digitize an analog input voltage. The DAC portion of the A/D converters uses a capacitive array and a resistive ladder structure. The structure of the DAC allows a very simple switching scheme to provide a versatile analog input multiplexer. This structure also provides a sample/hold. The ADC10731/2/4/8 have a 2.5V CMOS bandgap reference. The serial digital I/O interfaces to MICROWIRE and MICROWIRE+.

#### **1.0 DIGITAL INTERFACE**

There are two modes of operation. The fastest throughput rate is obtained when  $\overline{CS}$  is kept low during a conversion. The timing diagrams in *Figures 8, 9* show the operation of the devices in this mode.  $\overline{CS}$  must be taken high for at least  $t_{CS(H)}$  (1 CLK) between conversions. This is necessary to reset the internal logic. *Figures 10, 11* show the operation of the devices when  $\overline{CS}$  is taken high while the ADC10731/2/4/8 is converting.  $\overline{CS}$  may be taken high during the conversion and kept high indefinitely to delay the output data. This mode simplifies the interface to other devices while the ADC10731/2/4/8 is busy converting.

#### 1.1 Getting Started with a Conversion

The ADC10731/2/4/8 need to be initialized after the power supply voltage is applied. If  $\overline{CS}$  is low when the supply voltage is applied then  $\overline{CS}$  needs to be taken high for at least  $t_{CS(H)}(1 \text{ clock period})$ . The data output after the first conversion is not valid.

#### 1.2 Software and Hardware Power Up/Down

These devices have the capability of software or hardware power down. *Figures 6, 7* show the timing diagrams for hardware and software power up/down. In the case of hardware power down note that  $\overline{CS}$  needs to be high for t<sub>PC</sub> after PD is taken low. When PD is high the device is powered down. The total quiescent current, when powered down, is typically 200  $\mu$ A with the clock at 2.5 MHz and 3  $\mu$ A with the clock off. The

actual voltage level applied to a digital input will effect the power consumption of the device during power down. CMOS logic levels will give the least amount of current drain (3  $\mu$ A). TTL logic levels will increase the total current drain to 200  $\mu$ A.

These devices have resistive reference ladders which draw  $600 \ \mu\text{A}$  with a 2.5V reference voltage. The internal band gap reference voltage shuts down when power down is activated. If an external reference voltage is used, it will have to be shut down to minimize the total current drain of the device.

#### **2.0 ARCHITECTURE**

Before a conversion is started, during the analog input sampling period,  $(t_{A})$ , the sampled data comparator is zeroed. As the comparator is being zeroed the channel assigned to be the positive input is connected to the A/D's input capacitor. (The assignment procedure is explained in the Pin Descriptions section.) This charges the input 32C capacitor of the DAC to the positive analog input voltage. The switches shown in the DAC portion of Figure 12 are set for this zeroing/acquisition period. The voltage at the input and output of the comparator are at equilibrium at this time. When the conversion is started, the comparator feedback switches are opened and the 32C input capacitor is then switched to the assigned negative input voltage. When the comparator feedback switch opens, a fixed amount of charge is trapped on the common plates of the capacitors. The voltage at the input of the comparator moves away from equilibrium when the 32C capacitor is switched to the assigned negative input voltage, causing the output of the comparator to go high ("1") or low ("0"). The SAR next goes through an algorithm, controlled by the output state of the comparator, that redistributes the charge on the capacitor array by switching the voltage on one side of the capacitors in the array. The objective of the SAR algorithm is to return the voltage at the input of the comparator as close as possible to equilibrium.

The switch position information at the completion of the successive approximation routine is a direct representation of the digital output. This data is then available to be shifted on the DO pin.



#### **3.0 APPLICATIONS INFORMATION**

#### 3.1 Multiplexer Configuration

The design of these converters utilizes a sampled-data comparator structure, which allows a differential analog input to be converted by the successive approximation routine.

The actual voltage converted is always the difference between an assigned "+" input terminal and a "-" input terminal. The polarity of each input terminal or pair of input terminals being converted indicates which line the converter expects to be the most positive.

A unique input multiplexing scheme has been utilized to provide multiple analog channels. The input channels can be software configured into three modes: differential, single-ended, or pseudo-differential. Figure 13 illustrates the three modes using the 4-channel MUX of the ADC10734. The eight inputs of the ADC10738 can also be configured in any of the three modes. The single-ended mode has CH0-CH3 assigned as the positive input with COM serving as the negative input. In the differential mode, the ADC10734 channel inputs

#### 3.2 Reference Considerations

The voltage difference between the  $V_{\mathsf{REF}^+}$  and  $V_{\mathsf{REF}^-}$  inputs defines the analog input voltage span (the difference between  $V_{IN}(Max)$  and  $V_{IN}(Min)$ ) over which 1023 positive and 1024 negative possible output codes apply.

The value of the voltage on the  $V_{REF}^+$  or  $V_{REF}^-$  inputs can be anywhere between AV<sup>+</sup> + 50 mV and -50 mV, so long as  $V_{\text{REF}^+}$  is greater than  $V_{\text{REF}^-}$ . The ADC10731/2/4/8 can be used in either ratiometric applications or in systems requiring absolute accuracy. The reference pins must be connected to a voltage source capable of driving the minimum reference input resistance of 5 kΩ.

The internal 2.5V bandgap reference in the ADC10731/2/4/8 is available as an output on the VREFOut pin. To ensure optimum performance this output needs to be bypassed to ground with 100 µF aluminum electrolytic or tantalum capacitor. The reference output can be unstable with capacitive loads greater than 100 pF and less than 100 µF. Any capacitive loading less than 100 pF and greater than 100 uF will not cause oscillation. Lower output noise can be obtained by increasing the output capacitance. A 100 µF capacitor will yield a typical noise floor of

#### 200 nV/√Hz

The pseudo-differential and differential multiplexer modes allow for more flexibility in the analog input voltage range since the "zero" reference voltage is set by the actual voltage applied to the assigned negative input pin.

In a ratiometric system (Figure 14), the analog input voltage is proportional to the voltage used for the A/D reference. This voltage may also be the system power supply, so V<sub>BEE</sub>+ can also be tied to AV+. This technique relaxes the stability requirements of the system reference as the analog input and A/D reference move together maintaining the same output code for a given input condition.

For absolute accuracy (Figure 15), where the analog input varies between very specific voltage limits, the reference pin can be biased with a time- and temperature-stable voltage are grouped in pairs, CH0 with CH1 and CH2 with CH3. The polarity assignment of each channel in the pair is interchangeable. Finally, in the pseudo-differential mode CH0-CH3 are positive inputs referred to COM which is now a pseudoaround. This pseudo-ground input can be set to any potential within the input common-mode range of the converter. The analog signal conditioning required in transducer-based data acquisition systems is significantly simplified with this type of input flexibility. One converter package can now handle ground-referred inputs and true differential inputs as well as signals referred to a specific voltage.

The analog input voltages for each channel can range from 50 mV below GND to 50 mV above V<sup>+</sup> = DV<sup>+</sup> = AV<sup>+</sup> without degrading conversion accuracy. If the voltage on an unselected channel exceeds these limits it may corrupt the reading of the selected channel.

source that has excellent initial accuracy. The LM4040, LM4041 and LM185 references are suitable for use with the ADC10731/2/4/8.

The minimum value of  $V_{REF}$  ( $V_{REF} = V_{REF} + V_{REF}$ ) can be quite small (see Typical Performance Characteristics) to allow direct conversion of transducer outputs providing less than a 5V output span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals V<sub>BEF</sub>/1024).

#### 3.3 The Analog Inputs

Due to the sampling nature of the analog inputs, at the clock edges short duration spikes of current will be seen on the selected assigned negative input. Input bypass capacitors should not be used if the source resistance is greater than 1 k $\Omega$  since they will average the AC current and cause an effective DC current to flow through the analog input source resistance. An op amp RC active lowpass filter can provide both impedance buffering and noise filtering should a high impedance signal source be required. Bypass capacitors may be used when the source impedance is very low without any degradation in performance.

In a true differential input stage, a signal that is common to both "+" and "-" inputs is canceled. For the ADC10731/2/4/8, the positive input of a selected channel pair is only sampled once before the start of a conversion during the acquisition time  $(t_{\Delta})$ . The negative input needs to be stable during the complete conversion sequence because it is sampled before each decision in the SAR sequence. Therefore, any AC common-mode signal present on the analog inputs will not be completely canceled and will cause some conversion errors. For a sinusoid common-mode signal this error is:

#### $V_{\text{ERROR}}(\text{max}) = V_{\text{PEAK}} (2 \pi f_{\text{CM}}) (t_{\text{C}})$

where f<sub>CM</sub> is the frequency of the common-mode signal, V<sub>PEAK</sub> is its peak voltage value, and t<sub>C</sub> is the A/D's conversion time ( $t_c = 12/f_{CLK}$ ). For example, for a 60 Hz common-mode signal to generate a ¼ LSB error (0.61 mV) with a 4.8 µs conversion time, its peak value would have to be approximately 337 mV.



FIGURE 13. Analog Input Multiplexer Options



FIGURE 14.





#### 3.4 Optional Adjustments

#### 3.4.1 Zero Error

The zero error of the A/D converter relates to the location of the first riser of the transfer function (see *Figures 1, 2*) and can be measured by grounding the minus input and applying a small magnitude voltage to the plus input. Zero error is the difference between actual DC input voltage which is necessary to just cause an output digital code transition from 000 0000 0000 to 000 0000 and the ideal ½ LSB value (½ LSB = 1.22 mV for V<sub>REF</sub> = + 2.500V).

The zero error of the A/D does not require adjustment. If the minimum analog input voltage value,  $V_{\rm IN}$ (Min), is not ground, the effective "zero" voltage can be adjusted to a convenient value. The converter can be made to output an all zeros digital

code for this minimum input voltage by biasing any minus input to  $V_{\rm IN}({\rm Min}).$  This is useful for either the differential or pseudo-differential input channel configurations.

#### 3.4.2 Full-Scale

The full-scale adjustment can be made by applying a differential input voltage which is 1½ LSB down from the desired analog full-scale voltage range and then adjusting the V<sub>REF</sub> voltage (V<sub>REF</sub> = V<sub>REF</sub><sup>+-</sup> V<sub>REF</sub><sup>--</sup>) for a digital output code changing from 011 1111 1110 to 011 1111 1111. In bipolar signed operation this only adjusts the positive full scale error.

# 3.4.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A plus input voltage which equals this desired zero reference plus ½ LSB is applied to selected plus input and the zero reference voltage at the corresponding minus input should then be adjusted to just obtain the 000 0000 0000 to 000 0000 0001 code transition.

The full-scale adjustment should be made [with the proper minus input voltage applied] by forcing a voltage to the plus input which is given by:

$$V_{IN}(+) f_{S} adj = V_{MAX} - 1.5 \left[ \frac{(V_{MAX} - V_{MIN})}{2^{n}} \right]$$

where  $V_{MAX}$  equals the high end of the analog input range,  $V_{MIN}$  equals the low end (the offset zero) of the analog range. Both  $V_{MAX}$  and  $V_{MIN}$  are ground referred. The  $V_{REF}$  ( $V_{REF} = V_{REF}^+ - V_{REF}^-$ ) voltage is then adjusted to provide a code change from 011 1111 1110 to 011 1111 1111. Note, when using a pseudo-differential or differential multiplexer mode where  $V_{REF}^+$  and  $V_{REF}^-$  are placed within the V<sup>+</sup> and GND range, the individual values of  $V_{REF}$  and  $V_{REF}^-$  do not matter, only the difference sets the analog input voltage span. This completes the adjustment procedure.

#### 3.5 The Input Sample and Hold

The ADC10731/2/4/8's sample/hold capacitor is implemented in the capacitor array. After the channel address is loaded, the array is switched to sample the selected positive analog input. The sampling period for the assigned positive input is maintained for the duration of the acquisition time ( $t_A$ ) 4.5 clock cycles.

This acquisition window of 4.5 clock cycles is available to allow the voltage on the capacitor array to settle to the positive



analog input voltage. Any change in the analog voltage on a selected positive input before or after the acquisition window will not effect the A/D conversion result.

In the simplest case, the array's acquisition time is determined by the  $R_{ON}~(3~k\Omega)$  of the multiplexer switches, the stray input capacitance  $C_{S1}~(3.5~pF)$  and the total array  $(C_{L})$  and stray  $(C_{S2})$  capacitance (48 pF). For a large source resistance the analog input can be modeled as an RC network as shown in *Figure 16.* The values shown yield an acquisition time of about 1.1  $\mu$ s for 10-bit unipolar or 10-bit plus sign accuracy with a zero-to-full-scale change in the input voltage. External source resistance and capacitance will lengthen the acquisition time and should be accounted for. Slowing the clock will lengthen the acquisition time, thereby allowing a larger external source resistance.



FIGURE 16. Analog Input Model

The signal-to-noise ratio of an ideal A/D is the ratio of the RMS value of the full scale input signal amplitude to the value of the total error amplitude (including noise) caused by the transfer function of the ideal A/D. An ideal 10-bit plus sign A/D converter with a total unadjusted error of 0 LSB would have a signal-to-(noise + distortion) ratio of about 68 dB, which can be derived from the equation:

S/(N + D) = 6.02(n) + 1.76

where S/(N + D) is in dB and n is the number of bits.



1139031

Note: Diodes are 1N914.

Note: The protection diodes should be able to withstand the output current of the op amp under current limit.

FIGURE 17. Protecting the Analog Inputs



\*1% resistors

FIGURE 18. Zero-Shift and Span-Adjust for Signed or Unsigned, Single-Ended Multiplexer Assignment, Signed Analog Input Range of  $0.5V \le V_{\rm IN} \le 4.5V$ 







# Notes

For more National Semiconductor product information and	proven design tools, visit the following Web sites at:
---	--

Pro	oducts	De	sign Support
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench
Audio	www.national.com/audio	Analog University	www.national.com/AU
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns
Power Management	www.national.com/power	Feedback	www.national.com/feedback
Switching Regulators	www.national.com/switchers		
LDOs	www.national.com/ldo		
LED Lighting	www.national.com/led		
PowerWise	www.national.com/powerwise		
Serial Digital Interface (SDI)	www.national.com/sdi		
Temperature Sensors	www.national.com/tempsensors		
Wireless (PLL/VCO)	www.national.com/wireless		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

#### Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com